## SPI CONTROLLED H-BRIDGE

■ OPERATING SUPPLY VOLTAGE 5V TO 28V

- TYPICAL RDSon = $150 \mathrm{~m} \Omega$ FOR EACH OUTPUT TRANSISTOR (AT $25^{\circ} \mathrm{C}$ )
- CONTINOUS DC LOAD CURRENT 5A ( $\mathrm{T}_{\text {case }}<100^{\circ} \mathrm{C}$ )
■ OUTPUT CURRENT LIMITATION AT TYP. 6A
- SHORT CIRCUIT SHUT DOWN FOR OUTPUT CURRENTS OVER 8A
■ LOGIC- INPUTS TTL/CMOS-COMPATIBLE
■ OPERATING-FREQUENCY UP TO 30 kHz
■ OVER TEMPERATURE PROTECTION
- SHORT CIRCUIT PROTECTION

■ UNDERVOLTAGE DISABLE FUNCTION

- DIAGNOSTIC BY SPI OR STATUS-FLAG (CONFIGURABLE)
■ ENABLE AND DISABLE INPUT
- SO20 POWER PACKAGE


## DESCRIPTION

The L9230 is an SPI controlled H-Bridge, designed for the control of DC and stepper motors in safety critical applications and under extreme environmental conditions.

## PRELIMINARY DATA



The H -Bridge is protected against over temperature and short circuits and has an under voltage lockout for all the supply voltages " $\mathrm{V}_{\mathrm{S}}$ " (Main DC power supply). All malfunctions cause the output stages to go tristate.
The H-Bridge contains integrated free-wheel diodes. In case of free-wheeling condition, the lowside transistor is switched on in parallel of its diode to reduce the current injected into the substrate.
Switching in parallel is only allowed, if the voltagelevel of the according output-stage is below the ground-level.In this case it must be ensured, that the upper transistor is switched off.

## BLOCK DIAGRAM



This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

## PIN FUNCTION

| $\mathbf{N}^{\circ}$ | Pin |  |
| :---: | :---: | :--- |
| 1 | GND | Ground |
| 2 | SCK/SF | SPI-Clock/Status-flag |
| 3 | IN1 | Input 1 |
| 4 | V $^{\prime}$ | Supply voltage |
| 5 | V $^{\prime}$ | Supply voltage |
| 6 | OU1 | Output 1 |
| 7 | OU1 | Output 1 |
| 8 | SO | serial out |
| 9 | SI | serial in |
| 10 | GND | Ground |
| 11 | GND | Ground |
| 12 | DMS | Diagnostic-Mode selection (+ Supply Voltage for SPI-Interface) |
| 13 | EN | Enable |
| 14 | OU2 | Output 2 |
| 15 | OU2 | Output 2 |
| 16 | V $^{2}$ | Supply voltage |
| 17 | SS | Slave select |
| 18 | DI | Disable |
| 19 | IN2 | Input 2 |
| 20 | GND | Ground |

PIN CONNECTION (Top view)


## ABSOLUTE MAXIMUM RATINGS

The integrated circuit must not be destroyed by use at the limit values.
Each limit value can be used, as long as no other limit is violated.

Voltage reference point:
Direction of current flow:
Rise-, fall- and delaytimes:

All values are, if not otherwise stated, relative to ground.
Current flow into a pin is positive.
If not otherwise stated, all rise times are between $10 \%$ and $90 \%$, fall times between $90 \%$ and $10 \%$ and delay times at $50 \%$ of the relevant steps.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply voltage | static destruction proof | -1 |  | 40 | V |
|  | dynamic destruction proof $\mathrm{t}<0.5 \mathrm{~s}$ <br> (single pulse, $\left.\mathrm{Tj}<85^{\circ} \mathrm{C}\right)$ | -2 |  | 40 | V |  |
| $\mathrm{~V}_{\text {LI }}$ | Logic inputs <br> IN1, IN2, DI, EN, SS, SI, SCK,DMS |  | -0.5 |  | 7 | V |
| ILI | Logic inputs <br> IN1, IN2, DI, EN, SS, SI, SCK,DMS |  |  |  | -20 | mA |
| $\mathrm{~V}_{\text {LO }}$ | Logic outputs SF, SO | $\mathrm{R} \geq 10 \mathrm{k} \Omega$ | -0.5 |  | 7 | V |

THERMAL DATA

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature | dynamic $\mathrm{t}<1 \mathrm{~s}$ | -40 |  | $\begin{aligned} & +150 \\ & +175 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Tamb | Ambient temperature |  | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-case | Thermal resistance junction to case ${ }^{(2)}$ |  |  |  | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{j} \_ \text {sd }}$ | Thermal Shutdown Junction Temperature Threshold |  | 165 | 175 |  | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTCS ( $\mathrm{T}_{\mathrm{j}}=-40$ to $+150^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{S}}=5$ to 28 V )

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |  |  |
| $\mathrm{V}_{\text {S }}$ | Supply Voltage | Static Condition | 5 |  | 28 | V |
|  |  | Dynamic Condition ( l - 500ms) |  |  | 40 | V |
|  | Undervoltage Shutdown | (at least down to 2.5 V ) ${ }^{(1)}$ |  | 4.7 | 5 | V |
|  | Switch OFF voltage |  |  | 4.5 | 5 | V |
|  | Switch ON voltage |  |  | 4.7 | 5 | V |
|  | Hysteresis |  |  | 200 |  | mV |
| Is | Supply current | $\begin{aligned} & \mathrm{f}=0 \mathrm{kHz}, \mathrm{lO}=0 \mathrm{~A} \\ & \mathrm{f}=20 \mathrm{kHz}, \mathrm{l}_{\mathrm{O}}=0 \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 13 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

Note: 1. For supply voltages down to 2.5 V the output stages are in tristate condition and the status flag is set to low. Below 2.5 V the device operates in undefined condition
2. Guaranteed by design and package characterization

ELECTRICAL CHARACTERISTCS ( $\mathrm{T}_{\mathrm{j}}=-40$ to $+150^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=5$ to 28 V ) (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic inputs |  |  |  |  |  |  |
| $\mathrm{V}_{1}$ | Logic Input Voltage IN1, IN2, DI, EN |  | 1 | 1.5 | 2 | V |
| 1 | Logic Input Current IN1, IN2, DI | $\mathrm{V}_{1} \leq 1 \mathrm{~V}$ | -200 | -125 |  | $\mu \mathrm{A}$ |
| IEN | Input Current EN | $\mathrm{V}_{\text {IEN }} \geq 2 \mathrm{~V}$ |  | 75 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{dt}}$ | Detection Time EN, DI |  |  | 3 | 4 | $\mu \mathrm{s}$ |
| Power Outputs (OUT1, OUT2) |  |  |  |  |  |  |
| RS | Switch on Resistance LS | Rout-Vs, $\mathrm{V}_{\text {S }}>5 \mathrm{~V}$ |  | 150 | 250 | $\mathrm{m} \Omega$ |
|  | Switch on Resistance HS | Rout-GND, $\mathrm{V}_{S}>5 \mathrm{~V}$ |  | 150 | 250 | $\mathrm{m} \Omega$ |
|  | Current Limitation | Peak value controlled inductive load $L=0,8$ to 5 mH resistive load $R=0,8$ to $1.8 \Omega$ |  |  |  |  |
| \|loulmax |loulmax | Switch-off Current | $\begin{array}{r} -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<165^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{j}}<175^{\circ} \mathrm{C} \end{array}$ | 5.5 | $\begin{gathered} 6 \\ 2.5 \end{gathered}$ | 7.7 | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\mathrm{ta}_{\text {a }}$ | Switch-off time ${ }^{(2)}$ |  | 12 | 17 | 22 | $\mu \mathrm{s}$ |
| $\mathrm{tb}_{\mathrm{b}}$ | Blanking time ${ }^{(2)}$ |  | 8 | 11.5 | 15 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{a}} / \mathrm{t}_{\mathrm{b}}$ | Tracking ${ }^{(2)}$ |  | 1.4 | 1.5 | 1.6 |  |
| \|louk| | Short circuit detection current ${ }^{(1)}$ | see figure 1 | 5.5 |  | 11 | A |
| $\Delta$ llouk | Short Circuit Current Trecking ${ }^{(1)}$ |  |  | 1600 |  | mA |
| t | Reactivation time after internal shut down ${ }^{(2)}$ | Overcurrent- or overtemperature shut down to reactivation of the output stage |  |  | 1 | ms |
| IL | Leakage Current | Output stage switched off |  |  | 1 | mA |
| $\mathrm{V}_{\mathrm{FD}}$ | Free-wheel diode forward voltage | $\mathrm{I}=3 \mathrm{~A}, \mathrm{~V}$ S $=0 \mathrm{~V}$ |  |  | 2 | V |
| trrr | Free-wheel diode reverse recovery time ${ }^{(2)}$ |  |  |  | 100 | ns |
| $V_{\text {SFHigh }}$ | Output, high" (SF not set) ${ }^{(*)}$ | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, RPull_up $=27 \mathrm{~K} \Omega$ |  | 4.1 |  | V |
| $\\|_{\text {oul max }}$ | Switch OFF Current | $\mathrm{Tj}=-40$ to $165^{\circ} \mathrm{C}$ |  | 6 |  | A |
|  |  | $\mathrm{Tj}=<175^{\circ} \mathrm{C}$ |  | 2.5 |  | A |
| ISF | Output,high" (SF not set) ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{SF}}=5 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ISF | Output,low" (SF set) ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{SF}}=1 \mathrm{~V}$ | 300 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{SF}}=0.5 \mathrm{~V}$ | 100 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{SF}}=0.8 \mathrm{~V}$ | 500 |  |  | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTCS ( $\mathrm{T}_{\mathrm{j}}=-40$ to $+150^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{S}}=5$ to 28 V ) (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing |  |  |  |  |  |  |
| f | PWM Frequency | min. operating time $10 \mu \mathrm{~s}$ |  | 2 | 30 | kHz |
| fs | Switching Frequency during current limitation |  |  | 5 | 30 | kHz |
| $\mathrm{t}_{\text {don }}$ | Output ON-delay |  |  | 3 | 5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {doff }}$ | Output OFF-delay |  |  | 3 | 5 | $\mu \mathrm{S}$ |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | Output rise-, fall Time | OUT1H--> OUT1L, OUT2H--> OUT2L, <br> $I O U T=3 \mathrm{~A}$ <br> OUT1L--> OUT1H, OUT2L--> OUT2H | 0.2 | 0.4 | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ddis }}$ | Disable Delay Time | Din --> OUTn, En --> OUTn |  | 3 | 4 | $\mu \mathrm{s}$ |
| $t_{\text {dp }}$ | Power on Delay Time | $\mathrm{V}_{\text {S }}=$ on --> output stage active |  |  | 15 | ms |
|  | Delay time for fault detection |  | 5 |  | 15 | $\mu \mathrm{s}$ |
| $\|\Delta\| \mid$ | Effect of reverse current at power supply | $\begin{aligned} & 4,5 \mathrm{~V}<\mathrm{V}_{\text {DMS }}<5,5 \mathrm{~V} \\ & -\mathrm{IVs}_{\mathrm{Vs}} \leq 3 \mathrm{~A} \end{aligned}$ <br> $\Delta I$ for $I_{\text {Sl }}, I_{\text {SOO }} I_{S S}, I_{S C K}, I_{I_{N} 1}, I_{I_{N}}, I_{\text {EN }}, I_{D I}$ |  |  | 100 | $\mu \mathrm{A}$ |

(*) $^{*}$ For lower pull up resistances than $27 \mathrm{k} \Omega$ the specified value of xxxV (minimum) is guaranteed by design
Note: 1. In case of SC OUTx to Vs the switch off current is always higher than the start value of current regulation ( $\Delta|\operatorname{louk}|=|\operatorname{louk}|$ - |loumax
2. Guaranteed by design
3. Value is tested down to 6 V . For supply voltage below 6 V on increased current can be fed back in the device via a protection path

Figure 1. Output delay time


Figure 2. Disable delay time


Figure 3. Output switching time


Figure 4.


Figure 5.
Temperature-depending current-limitation

Maximum rating for junction temperature
Overtemperature switch-off
Switch-off current in case of current limitation
For $165^{\circ} \mathrm{C}<\mathrm{Tj}<175^{\circ} \mathrm{C}$ the maximum current decreases from
for $<1 \mathrm{~s} \quad 175^{\circ} \mathrm{C}$
$>175^{\circ} \mathrm{C}$
$6,6 \mathrm{~A} \pm 1,1 \mathrm{~A} \quad \mathrm{Tj}<165^{\circ} \mathrm{C}$



## ELECTRICAL CHARACTERISTICS (continued)

## SPI INTERFACE

The timing of L9230 is defined as follows:

- The change at output (SO) is forced by the rising edge of the SCK signal.
- The input signal (SI) is taken over on the falling edge of the SCK signal.
- $\overline{\mathrm{SS}}=$ active without any clocks at SCK is not allowed
- The data received during a writing access is taken over into the internal registers on the rising edge of the $\overline{\mathrm{SS}}$ signal, if exactly 16 SPI clocks have been counted during $\overline{\mathrm{SS}}=$ active.

Figure 6.


ELECTRICAL CHARACTERISTCS ( continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input SCK (SPI clock input 4.5V < DMS < 5.5V) |  |  |  |  | 1 | V |
| VSCKL | Low Level |  | 2 |  |  | V |
| V SCKH | High Level |  | 0.1 |  | 0.4 | V |
| $\Delta \mathrm{~V}_{\text {SCK }}$ | Hysteresis |  |  |  | 10 | pF |
| CSCK | Input Capacity |  |  |  |  |  |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -IsCK | Input Current | Pull up current source connected to $V_{S}$ |  | 20 | 50 | $\mu \mathrm{A}$ |
| Input $\overline{\text { SS }}$ (Slave select signal) |  |  |  |  |  |  |
| VSSL | Low Level | L9230 is selected |  |  | 1 | V |
| VSSH | High Level |  | 2 |  |  | V |
| $\Delta \mathrm{V}$ SS | Hysteresis |  | 0.1 |  | 0.4 | V |
| Css | Input Capacity |  |  |  | 10 | pF |
| -Iss | Input Current | Pull up current source connected to VDD |  | 20 | 50 | $\mu \mathrm{A}$ |
| Input SI (SPI data input) |  |  |  |  |  |  |
| V SIL | Low Level |  |  |  | 1 | V |
| $\mathrm{V}_{\text {SIH }}$ | High Level |  | 2 |  |  | V |
| $\Delta \mathrm{V}_{\text {SI }}$ | Hysteresis |  | 0.1 |  | 0.4 | V |
| Csı | Input Capacity |  |  |  | 10 | pF |
| -ISI | Input Current | Pull up current source connected to VDD |  | 20 | 50 | $\mu \mathrm{A}$ |
| Output SO (Tristate output of the L9230 (SPI output); On active reset (DI) output SO is in tristate.) |  |  |  |  |  |  |
| VSOL | Low Level | $\mathrm{ISO}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {SOH }}$ | High Level | ISO $=-2 \mathrm{~mA}$ | $\begin{aligned} & \text { VVDD } \\ & -0.75 \end{aligned}$ |  |  | V |
| Cso | Capacity | Capacity of the pin in tristate |  |  | 10 | pF |
| Iso | Leakage Current | In tristate | -10 |  | 10 | $\mu \mathrm{A}$ |
| Input DMS (Supply-Input for the SPI-Inteface and Selection Pin for SPI- or SF-Mode) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}}$ | Input Voltage | SPI-Mode Status-Flag-Mode | 3.5 |  | 0.8 | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $I_{c}$ | Input Current | SPI-Mode |  |  | 10 | mA |
| Timing |  |  |  |  |  |  |
| t cyc | Cycle-Time (referred to master) |  | 200 |  |  | ns |
| $t$ lead | Enable Lead Time (referred to master) |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {lag }}$ | Enable Lag Time (referred to master) |  | 150 |  |  | ns |


| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{v}}$ | Data Valid CL $=40 \mathrm{pF}$ <br> Data Valid CL $=200 \mathrm{pF}$ <br> (referred to L9230) |  |  |  | $\begin{gathered} 40 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| t su | Data Setup Time (referred to master) |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Data Hold Time (referred to master) |  | 20 |  |  | ns |
| t dis | Disable Time (referred to L9230) |  |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{dt}}$ | Transfer Delay (referred to master) |  | 150 |  |  | ns |
| t SCKH | Serial clock high time (referred to master) |  | 50 |  |  | $\mu \mathrm{s}$ |
| t SCKL | Access time (referred to master) |  | 8.35 |  |  | ns |
|  | Clock inactive before chipselect becomes valid |  | 200 |  |  | ns |
|  | Clock inactive after chipselect becomes valid |  | 200 |  |  | ns |
| $\mathrm{t}_{\text {rs }}$ | rise-, fall time | Load on SO 50pF | 20 |  |  | ns |
| DIAGNOSTIC |  |  |  |  |  |  |
|  | Diagnostic Threshold (Open Load Detection DMS > 4,5V, EN < 0,8V) |  |  |  |  |  |
| Vout1 <br> Vout2 |  | Load is available | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  |  | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Vout1 <br> Vout2 |  | Load is missing | 1 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{S}} \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \hline \text { lout2 } \\ & \text {-lout1 } \end{aligned}$ | Diagnostic Current | $\begin{aligned} & \text { DMS > 4.5V, } \mathrm{EN}<0.8 \mathrm{~V} \\ & \mathrm{DMS}>4.5 \mathrm{~V}, \mathrm{EN}<0.8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline 700 \\ 1000 \end{gathered}$ | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ | $\begin{aligned} & 1300 \\ & 2000 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | Tracking Diagnostic Current | Iout1 / Iout2 | 1.4 | 1.5 | 1.6 |  |
| tD | Delay Time |  | 30 |  | 100 | ms |

TRUTH TABLE

| Pos. | DI | EN | IN1 | IN2 | OUT1 | OUT2 | SF ${ }^{\text {3) }}$ | SPI 4) <br> DIA_REG |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. forward | L | H | H | L | H | L | H |  |
| 2. reverse | L | H | L | H | L | H | H |  |
| 3. Free-wheeling low | L | H | L | L | L | L | H |  |
| 4. Free-wheeling high | L | H | H | H | H | H | H |  |
| 5. Disable | H | X | X | X | Z | Z | L |  |
| 6. Enable | X | L | X | X | Z | Z | L |  |
| 7. IN1 disconnected | L | H | Z | X | H | X | H | See <br> Page <br> 17 |
| 8. IN2 disconnected | L | H | X | Z | X | H | H |  |
| 9. DI disconnected | Z | X | X | X | Z | Z | L |  |
| 10. EN disconnected | X | Z | X | X | Z | Z | L |  |
| 11. Current limit. active | L | H | X | X | Z | Z | H |  |
| 12. Undervoltage ${ }^{\text {1.) }}$ | X | X | X | X | Z | Z | L |  |
| 13. Overtemperature ${ }^{\text {2.) }}$ | X | X | X | X | Z | Z | L |  |
| 14. Overcurrent 2.) | X | X | X | X | Z | Z | L |  |

1.) In case of undervoltage tristate and status-flag are reset automatically.
2.) Whenever overcurrent or overtemperature is detected, the fault is stored (i.e. status-flag remains low). The tristate conditions and the status-flag ${ }^{3)}$ are reset via DI or EN.

L = Low
$\mathrm{H}=\mathrm{High}$
$X=$ High or Low
Z = High impedance
(all output stage transistors are switched off in static state. For more inform. see next page )

Overcurrent: IOUT1,2 >8,0 A
Overtemperature: $\quad \mathrm{T}_{\mathrm{j}} \quad>175^{\circ} \mathrm{C}$
Undervoltage: $\quad \mathrm{V}_{\mathrm{Vs}-\mathrm{GND}} \quad<5.0 \mathrm{~V} \quad$ (at least down to $2,5 \mathrm{~V}$ )
3.) If Mode „Status-Flag" is selected (see 1.5)
4.) If Mode „SPI-Diagnosis is selected (see 1.5)

## Description of the state „Z"

The state „Z" has, depending on the previous operating condition different meaning.

## 1. dynamical

I. e. the inductive load is current carrying and is switched off according to Pos. 5, 6, 9, 10, 11, 12, 13, or 14 of the truth table
a.) All output stage transistors are switched off.
b.) The current flow is continued via the free wheeling diodes.
c.) Free wheeling is detected by a negative voltage-level at OUn.
d.) Switch on of the parallel-transistor of the current carrying diode.
f.) Free wheeling is finshed, if the voltage-level on OUn is positive again.
2. statical
g.) all output-stages switched off.

Figure 7.


## DIAGNOSTIC

The Diagnosis-Mode can be selected between SPI-Diagnosis and Status-Flag Diagnosis.
The choise of the Diagnosis-Mode is selected by the voltage-level on pin 12 (DMS Diagnosis Mode $\underline{\text { Selection). }}$

$$
\begin{array}{ll}
\text { DMS }=\text { GND } & \text { Status-Flag } \\
\text { DMS }=\text { Vcc } & \text { SPI-Diagnostic }
\end{array}
$$

For the connection of pins SI, SO, SS and SCK/SF see Fig. 10 respectively Fig. 11.

## Status-Flag

The Status-Flag showes the condition „tristate".
At the following fault-cases the output-stages switches in tristate and set the status-flag from high to low.

- Short circuit of OUT1 or OUT2 against $\mathrm{V}_{\mathrm{S}}$ or GND
- Short circuit between OUT1 and OUT2
- Overcurrent
- Overtemperature
- Undervoltage on $\mathrm{V}_{\mathrm{S}}$

In cause of short circuit or overcurrent, the fault will be stored.
The output stage switches in tristate and the status-flag is set from high level to low-level if the specified value is exceeded.
If the voltage level changes from high to low on DI or from low to high on EN, the output stage switches on again and the status-flag is reset to high-level.
In cause of overtemperature the fault will be stored.
The output stage switches in tristate and the status-flag is set from high level to low-level if the specified value is exceeded.
the voltage level changes from high to low on DI or from low to high on EN, the output stage switches on again and the status-flag is reset to high-level.
In cause of undervoltage on $V_{\text {Batt }}$ the output stage switches in tristate and the status-flag is set from high level to low-level if the specified value is fallen. If the voltage has risen about the specified value again, the output stage switches on again and the status-flag is reset to high-level.
The maximum current which can flow under normal operating conditions is limited to typical $I_{\max .}=6,6 \mathrm{~A}$. When the maximum current value is reached, the output stages are switched tristate for a fixed time. According to the time-constant the current decreases exponentially until the next switch-on occurs. At the end if the fixed time the output stage switches on again and the status-flag is reset to high-level.

## SPI-INTERFACE

## General Discription

The serial SPI interface establishes a communication link between L9230 and the systems microcontroller. L9230 always operates in slave mode whereas the controller provides the master function.
The maximum baud rate is 2 MBaud ( 200 pF ).
Applying an active slave select signal at $\overline{S S}$ L9230 is selected by the SPI master. SI is the data input (Slave In), SO the data output (Slave Out). Via SCK (Serial Clock Input) the SPI clock is provided by the master.
In case of inactive slave select signal (High) the data output SO goes into tristate.
Figure 8.


Depending on the application the first two bits of an instruction may be used to estabish an extended device-addressing. This gives the opportunity to operate up to 4 Slave-devices sharing one common SS signal from the Master-Unit

## Power Supply of the SPI-Interface

SPI-Logic and I/O-Pins are alternativ supplied from DMS or Vcc internal, depending on which voltage is higher. That is why diagnosis of the EN-/DI-Pins is always possible, even in case of missing H-Bridge-power supply e.g. during „Vorlauf/Nauchlauf".

## Characteristics of the SPI Interface

1) When DMS is $>3,5 \mathrm{~V}$, the SPI is active, independent of the state of EN or DI and the voltage on $\mathrm{V}_{\mathrm{S}}$. During active reset conditions ( $\mathrm{DMS}<3,5 \mathrm{~V}$ ) the SPI is driven into its default state. When reset becomes inactive, the state machine enters into a waitstate for the next instruction.
2) If the slave select signal at $\overline{\mathrm{SS}}$ is inactive (high), the state machine is forced to enter the waitstate, i.e. the state machine waits for the following instruction.
3) During active (low) state of the select signal $\overline{S S}$ the falling edge of the serial clock signal SCK will be used to latch the input data at SI. Output data at SO are driven with the rising edge of SCK. Further processing of the data according to the instruction (i.e. modification of internal registers) will be triggered by the rising edge of the $\overline{\mathrm{SS}}$ signal. (-> See Note)

3 ) Chipaddress:
In order to establish the option of extended addressing the uppermost two bits of the instruction-byte ( i.e the first two SI-bits of a Frame ) are reserved to send a chipaddress. To avoid a busconflict the output SO must stay high impedant during the addressing phase of a frame (i.e. until the addressbits are recognised as valid chipaddress). This tristate behavior should be realised in any case, regardless wether the extended addressoption is used or not.
If the chipaddress does not match, the according access will be ignored and SO remains high impedant for the complete frame regardless which frametype is applied.
5) Check byte:

Simultaneously to the receipt of an SPI instruction L9230 transmitts a check byte via the output SO to the controller. This byte indicates regular or irregular operation of the SPI. It contains an initial bitpattern and a flag indicating an invalid instruction of the previous access.
6) On the read access the databits at the SPI input SI are rejected.
7) Invalid instruction/access:

An instruction is invalid, if one of the following conditions is fulfilled:

- an unused instruction code is detected (see tables with SPI instructions).
- in case the previous transmission is not completed in terms of internal data processing.
( Violation of the minimum Access-Time. )
If an invalid instruction is detected, any modifications on registers of L9230 are not allowed.
In case an unused instruction code occured the databyte "ff hex" will be transmitted after having sent the check byte.

In addition any access is invalid if the number of SPI clock pulses (falling edge) counted during active $\overline{\mathrm{SS}}$ differs from exactly 16 clock pulses ( $->$ See Note).

## SPI Communication

Figure 9. Reading access / 8 bit


## SPI Instruction

The uppermost 2 bit of the instruction byte contains the chipadress. The individual chipadress is a mask-option and must be defined in accordance to the SPI-Members sharing on SS line.

SPI Instruction-Format

| MSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | INSTR4 | INSTR3 | INSTR2 | INSTR1 | INSR0 | INSW |


| Bit | Name | Description |
| :---: | :---: | :--- |
| 7,6 | CPAD1,0 | Chip Adress (has to be '0', '0') |
| $5-1$ | INSTR (4-0) | SPI instruction (encoding) |
| 0 | INSW | Don't care |

## SPI Instruction-Bytes

| SPI Instruction | Encoding |  |  | Bescription |
| :--- | :--- | :--- | :--- | :--- |
|  | bit 7,6 <br> CPAD1,0 | bit $5,4,3,2,1$ <br> INSTR(4...0) | Bit 0 |  |
|  | 00 | 00000 | 0 |  |
| RD_VERSION | 00 | 00001 | 1 | read version |
|  |  |  |  |  |
| RD_DIA | 00 | 00100 | 1 | read DIA_REG |
|  |  | all others |  | no function |

## Reset of the Diagnostic Register DIA_REG

On the following conditions DIA_REG is reset:

- DI high
- EN low
- With the rising edge of the SS-signal after the SPI-Instruction RD_DIA.
- When the voltage on DMS exceeds the threshold for detecting SPI-Mode. (after undervoltage condition)
- Undervoltage on $\mathrm{V}_{\mathrm{S}}(<5,0 \mathrm{~V})$ sets Bit 0 .... Bit 3 of DIA_REG to 0000.
- If UB rises over about the undervoltage level, the Bits of DIA_REG are restored (when $\mathrm{V}_{\mathrm{S}}$ internal or $\mathrm{DMS}>3,5 \mathrm{~V}$ )

Verification byte:

| MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 |  | 5 | 4 | 3 | 2 | 1 | 0 |
| Z | Z |  | 1 | 0 | 1 | 0 | 1 | TRANS_F |
| Bit | Name |  |  | Description |  |  |  |  |
| 0 | TRANS_F |  |  | Bit = 1: error detected during previous transfer Bit $=0$ : previous transfer was recognised as valid |  |  |  |  |
| 1 |  |  |  | Fixed to High |  |  |  |  |
| 2 |  |  |  | Fixed to Low |  |  |  |  |
| 3 |  |  |  | Fixed to High |  |  |  |  |
| 4 |  |  |  | Fixed to Low |  |  |  |  |
| 5 |  |  |  | Fixed to High |  |  |  |  |
| 6 |  |  |  | send as high impedance |  |  |  |  |
| 7 |  |  |  | send as high impedance |  |  |  |  |

## Diagnostics/Encoding of Failures

Description of the SPI Registers (SPI Instructions: RD_DIA)

| Register: | DIA_REG |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| DI | OT | CurrRed |  | CurrLim | DIA21 | DIA20 | Dia11 | DIA10 |
| State of Reset: FFH |  |  |  |  |  |  |  |  |
| Access by Controller: Read only |  |  |  |  |  |  |  |  |
| Bit | Name |  | Description |  |  |  |  |  |
| 0 | DIA 10 |  | Diagnosis-Bit1 of OUT1 |  |  |  |  |  |
| 1 | DIA 11 |  | Diagnosis-Bit2 of OUT1 |  |  |  |  |  |
| 2 | DIA 20 |  | Diagnosis-Bit1 of OUT2 |  |  |  |  |  |
| 3 | DIA 21 |  | Diagnosis-Bit2 of OUT2 |  |  |  |  |  |
| 4 | CurrLim |  | is set to „0" in case of current limitation |  |  |  |  |  |
| 5 | CurrRed ${ }^{\text {is }}$ |  | is set to „0" in case of temperature dependet current limitation |  |  |  |  |  |
| 6 | OT |  | is set to „0" in case of overtemperature |  |  |  |  |  |
| 7 | DI |  | shows the wired-or state of the Pins EN and DI |  |  |  |  |  |


| Encoding of the Diagnostic Bits of the Output-Stages OUT1 and OUT2 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: |
| DIA21 | DIA20 | DIA11 | DIA10 |  |  |
| - | - | 0 | 0 | Short circuit over load (SCOL) |  |
| - | - | 0 | 1 | Short circuit to battery on OUT1 (SCB1) |  |
| - | - | 1 | 0 | Short circuit to ground on OUT1 (SCG1) |  |
| - | - | 1 | 1 | No error detected on OUT1 |  |
| 0 | 0 | - | - | Open load (OL) |  |
| 0 | 1 | - | - | Short circuit to battery on OUT2 (SCB2) |  |
| 1 | 0 | - | - | Short circuit to ground on OUT2 (SCG2) |  |
| 1 | 1 | - | - | No error detected on OUT2 |  |
|  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | Undervoltage on Pin UB |  |

Description of DIA_REG Bit7

| EN | DI | DIA_REG Bit7 |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## Device Identifier

The IC's identifier is used for production test purposes and features plug \& play functionality depending on the systems software release. It is made up on a device-number and a revision number each one read-only accessible via standardised instructions.
The Device number is defines once to allow indentification of different IC-Types by software.
The Revision number may be utilised to distinguish different states of hardware. The contents is divided into an upper 4 bit field reserved to define revisions correspondending to specific software releases.
The lower 4 bit field is utilised to indentify the actual maskset.
Both (SWR and MSR) will start with $0000_{\mathrm{b}}$ and are increased by 1 every time an according modification of the hardware is introduced.

## Reading the IC Identifier (SPI Instruction: RD_IDENT):

| IC Identifier1 (Device ID) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
| Bit | Name |  | Description |  |  |  |  |
| 7... 0 | ID(7...0) |  | ID-No.: 10100001 L9230 |  |  |  |  |

Reading the IC revision number (SPI Instruction: RD_VERSION):

| IC's revision number |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SWR3 | SWR2 | SWR1 | SWR0 | MSR3 | MSR2 | MSR1 | MSR0 |
| Bit | Name |  | Description |  |  |  |  |
| 7... 4 | SWR(3...0) |  | Revision corresponding to Software release: 0Hex |  |  |  |  |
| 3... 0 | MSR(3...0) |  | Revision corresponding to Maskset: OHex |  |  |  |  |

Figure 10. Application example with SPI-Interface


Figure 11. Application example with Status-Flag


Figure 12. Application examples for Overvoltage- and Reverse-Voltage Protection


## ESD-SOLIDITY

The connection pins of the IC have to be protected against Electrostatic Discharge ESD) by suitable integrated protection structures.
The integrated circuit has to meet the demand of the „Human-Body-Model" with $\mathrm{V}_{\mathrm{C}}= \pm 4 \mathrm{kV}$
$\mathrm{C}=100 \mathrm{pF}$ and $\mathrm{R} 2=1,5 \mathrm{k} \Omega$ ( $330 \Omega$ for OUT1 and OUT2).
Thereby any defect or destruction of the integrated circuit must not occur.
The protection structures realized to reach the ESD-strength have to be coordinated.
The ESD-strength has to be verified by the test circuit given as below.
Figure 13.


For the Pins 4, 5, 6, 7, 14 and 15
$\mathrm{U}_{\mathrm{C}}= \pm 4 \mathrm{kV}$
$R_{1}=100 \mathrm{k} \Omega$
$\mathrm{R}_{2}=330 \Omega$
$C=100 \mathrm{pF}$
Number of pulses each pin: 18
Frequency: 1Hz
Arrangement and performance:
The requirements of MIL883D Methode 3015 have to be fulfilled.

## ISO-PULSES

In the main-power-supply-system disturbance transients according to ISO 7637-1 First Edition 1990-06-01 may occur.
By means of external components (see Fig. 12) the following maximum ratings of the IC will not be exceeded.
statical
-1V
.. +40 V
dynamical for $\mathrm{t}<500 \mathrm{~ms} \quad-2 \mathrm{~V}$...... +40 V

## APPENDIX A

|  | OUT1 | OUT2 |  |
| :--- | :---: | :---: | :--- |
| Load available | 1 | 1 |  |
| Open Load | 1 | 0 |  |
| SC -> GND on OUT1 with Load | 0 | 0 | SC detected on normal operation |
| SC -> GND on OUT2 with Load | 0 | 0 | SC detected on normal operation |
| SC -> UB on OUT1 with Load | 1 | 1 | SC detected on normal operation |
| SC -> UB on OUT2 with Load | 1 | 1 | SC detected on normal operation |
| SC $>$ GND on OUT1 Open Load | 0 | 0 | OL not detected Double Fault |
| SC -> GND on OUT2 Open Load | 1 | 0 | OL detected |
| SC $->$ UB on OUT1 Open Load | 1 | 0 | OL detected |
| SC -> UB on OUT2 Open Load | 1 | 1 | OL not detected |

Figure 14.


## APPENDIX B

Figure 15. Voltage Supply of SPI-Logic and EN/DI-Logic


| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.6 |  |  | 0.142 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 3.3 |  |  | 0.130 |
| a3 | 0 |  | 0.1 | 0.000 |  | 0.004 |
| b | 0.4 |  | 0.53 | 0.016 |  | 0.021 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D (1) | 15.8 |  | 16 | 0.622 |  | 0.630 |
| D1 | 9.4 |  | 9.8 | 0.370 |  | 0.386 |
| E | 13.9 |  | 14.5 | 0.547 |  | 0.570 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| E1 (1) | 10.9 |  | 11.1 | 0.429 |  | 0.437 |
| E2 |  |  | 2.9 |  |  | 0.114 |
| E3 | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| G | 0 |  | 0.1 | 0.000 |  | 0.004 |
| H | 15.5 |  | 15.9 | 0.610 |  | 0.626 |
| h |  |  | 1.1 |  |  | 0.043 |
| L | 0.8 |  | 1.1 | 0.031 |  | 0.043 |
| N | $8^{\circ}$ (typ.) |  |  |  |  |  |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |
| T | 10 |  |  |  |  |  |

(1) "D and E1" do not include mold flash or protusions.

- Mold flash or protusions shall not exceed 0.15 mm (0.006")

Critical dimensions: " $E$ ", " $G$ " and "a3".


Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics ® 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com

